

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶:

G06F 13/364

(11) International Publication Number: WO 97/19410

(43) International Publication Date: 29 May 1997 (29.05.97)

(21) International Application Number: PCT/US96/11981

(22) International Filing Date: 19 July 1996 (19.07.96)

(30) Priority Data: 08/561,364 21 November 1995 (21.11.95) US

(71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; 5204 East Ben White Boulevard, Mail Stop 562, Austin, TX 78741 (US).

(72) Inventor: GULICK, Dale, E.; 3122 Festus Drive, Austin, TX 78748 (US).


(74) Agent: MILLER, Louise, K.; Advanced Micro Devices, Inc., 5204 East Ben White Boulevard, M/S 562, Austin, TX 78741 (US).

(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

(54) Title: BUS ARBITER INCLUDING AGING FACTOR COUNTERS TO DYNAMICALLY VARY ARBITRATION PRIORITY



(57) Abstract

A computer system is provided for controlling the ownership of a bus to which a variety of both real time and non-real time resources are coupled. The bus arbiter includes a request detection unit for detecting bus request signals of a plurality of bus masters, and a grant generator for generating corresponding grant signals to indicate a grant of ownership of the bus. A set of counters referred to as "aging factor" counters is further provided wherein a separate counter unit corresponds to each bus master. Each counter is configured to generate a signal indicative of a lapse of time since a time when the peripheral was last granted ownership of the bus. An arbitration control unit is coupled to the aging factor counters, the request detection unit and the grant generator for processing incoming bus request signals. The arbitration control unit is configured to dynamically vary the level of arbitration priority given to each peripheral device based upon the aging signal corresponding to the device. Accordingly, as a greater period of time elapses when a peripheral device last owned the bus, the greater the level of arbitration priority that is given to a bus request by that peripheral. A set of programmable registers are providef to allow software programming of the initial count value associated with each aging counter. The aging counter for a particular device may further be held or inhibited from counting to provide a constant level of priority for that particular peripheral device.

y....

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	GB United Kingdom		Malawi
ΑT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	1E	Ireland	NZ	New Zealand
BG	Bulgaria	IT	(taly	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic		of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SG	Singapore
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LR	Liberia	SZ	Swaziland
CS	Czechoslovakia	LT	Lithuania	TD	Chad
CZ	Czech Republic	LU	Luxembourg	TG	Togo
DE	Germany	LV	Latvia	TJ	Tajikistan
DK	Denmark	MC	Monaco	ĪŦ	Trinidad and Tobago
EE	Estonia	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	UG	Uganda
FI	Finland	ML	Mali	US	United States of America
FR	France	MN	Mongotia	UZ	Uzbekistan
GA	Gabon	MR	Mauritania	VN	Viet Nam

TITLE: BUS ARBITER INCLUDING AGING FACTOR COUNTERS TO DYNAMICALLY VARY ARBITRATION PRIORITY

BACKGROUND OF THE INVENTION

1. Field of the Invention

5

10

15

20

25

This invention relates to bus arbitration within computer systems and, more particularly, to a computer system having an improved bus arbiter for arbitrating bus accesses of a CPU, real time DSP hardware, and other system resources.

2. Description of the Relevant Art

Computer architectures generally include a plurality of devices interconnected by one or more buses. For example, conventional computer systems typically include a CPU coupled through bridge logic to a main memory. The bridge logic also typically couples to a high bandwidth local expansion bus, such as the Peripheral Component Interconnect (PCI) bus or the VESA (Video Electronics Standards Association) VL bus. Modern local bus standards such as the PCI bus and the VL bus are not constrained by a requirement to be backwards compatible with prior expansion bus adapters and thus provide much higher throughput than older expansion buses. Examples of devices which can be coupled to local expansion buses include SCS1 adapters, network interface cards, video accelerators, audio cards, telephony cards, etc. An older-style expansion bus may also be coupled to the local expansion bus to provide compatibility with earlier-version expansion bus adapters. Examples of such expansion buses include the industry standard architecture (ISA) bus, also referred to as the AT bus, the extended industry standard architecture (EISA) bus, and the microchannel architecture (MCA) bus. Various devices may be coupled to this second expansion bus, including a fax/modem, sound card, etc.

A CPU local bus arbiter as well as a PCI bus arbiter are typically included as part of the bridge logic in many computer systems. The CPU local bus arbiter determines and prioritizes ownership of the CPU local bus, while the PCI bus arbiter determines and prioritizes ownership of the PCI bus. Mastership of either bus is typically based on a fixed arbitration fairness scheme, such as a round-robin algorithm. In some situations, a master must acquire ownership of both the PCI bus and the CPU local bus before it can proceed with a particular transfer cycle.

35

40

30

Computer systems were originally developed for business applications including word processing and spreadsheets, among others. Recently, computer systems have evolved toward more real time applications, including multimedia applications such as video and audio, video capture and playback, telephony, and speech recognition. Computer systems originally designed for business applications, however, are not well suited for the real time requirements of modern multimedia applications for a variety of

reasons. For example, current operating systems for personal computers are not real time operating systems. In addition, the bus architecture of modern personal computer systems still presumes that the majority of applications executing on the computer system are non-real time, business applications such as word processing and/or spreadsheets which are executed solely by the main CPU.

5

A significant problem associated with modern computer systems is that the bus arbiter which arbitrates between real time resources, non-real time resources and the CPU is typically designed to provide the CPU with maximum availability to the system memory, or is otherwise not cognizant of the real time accesses of other bus mastering devices. Real time devices can accordingly be "starved" for memory access, particularly when a relatively large number of real time devices are included within the system. This can correspondingly result in degraded performance, unsynchronized audio and video, and the dropping of frames during video or animation sequences. Therefore, a new bus arbiter system and method are desirable which provide greater access to bus subsystems by real time devices to thus better facilitate real time applications.

15

20

25

30

35

10

SUMMARY OF THE INVENTION

The problems outlined above are in large part solved by a bus arbiter including aging factor counters to dynamically vary arbitration priority in accordance with the present invention. In one embodiment, a computer system is provided for controlling the ownership of a bus to which a variety of both real time and non-real time resources are coupled. The bus arbiter includes a request detection unit for detecting bus request signals of a plurality of bus masters, and a grant generator for generating corresponding grant signals to indicate a grant of ownership of the bus. A set of counters referred to as "aging factor" counters is further provided wherein a separate counter unit corresponds to each bus master. Each counter is configured to generate a signal indicative of a lapse of time since a time when the peripheral was last granted ownership of the bus. An arbitration control unit is coupled to the aging factor counters, the request detection unit and the grant generator for processing incoming bus request signals. The arbitration control unit is configured to dynamically vary the level of arbitration priority given to each peripheral device based upon the aging signal corresponding to the device. Accordingly, as a greater period of time elapses when a peripheral device last owned the bus, the greater the level of arbitration priority that is given to a bus request by that peripheral. A set of programmable registers are provided to allow software programming of the initial count value associated with each aging counter. The aging counter for a particular device may further be held or inhibited from counting to provide a constant level of priority for that particular peripheral device. Since the level of arbitration priority given to the various peripheral devices may be based upon a lapse of time from when each peripheral last had ownership of the bus, improved overall system performance may be obtained, particularly for real time processing environments.

Broadly speaking, the present invention contemplates a bus arbiter for controlling and prioritizing ownership of a bus comprising a request detection unit for detecting a plurality of bus request signals

corresponding to designated bus masters; a grant generator for generating a plurality of bus grant signals; an arbitration control unit coupled the request detection unit and to the grant generator, wherein the arbitration control unit is configured to process contending bus requests received by the request detection unit; and a first counter unit coupled to the arbitration control unit wherein the first counter unit is configured to generate a first aging signal indicative of a first lapse of time following a grant of mastership of the bus to a designated peripheral device; wherein the arbitration control unit is further configured to increase a level of arbitration priority given to the designated peripheral device in response to the aging signal indicating an increase in the first lapse of time.

BRIEF DESCRIPTION OF THE DRAWINGS

10

15

20

25

30

35

Other objects and advantages of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings in which:

Figure 1 is a block diagram of a computer system including a variety of real time resources and a bus arbiter in accordance with the present invention.

Figure 2 is a block diagram which depicts internal portions of the bus arbiter of Figure 1.

Figures 3A and 3B are diagrams illustrating portions of the bus arbiter of Figure 2 which illustrate exemplary values generated by the counters of various peripheral devices.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the appended claims.

DETAILED DESCRIPTION OF THE INVENTION

Referring now to Figure 1, a block diagram of a computer system incorporating a plurality of real time bus devices and bus arbitration logic in accordance with the present invention is shown. As illustrated in the figure, the computer system includes a central processing unit (CPU) 102 which is coupled through a CPU local bus 104 to a host/PCI/cache bridge 106. The bridge 106 includes memory control logic and is coupled through a memory bus 108 to a main memory 110. A cache memory subsystem (not shown) may further be coupled to bus bridge 106.

Bus bridge 106 also interfaces to a peripheral component interconnect (PCI) bus 120. Further details regarding PCI bus 120 may be found within the publication "PCI Local Bus Specification"; Revision 2.0; April 30, 1993; PCI Special Interest Group; Hillsboro, Oregon. This publication is incorporated herein by reference in its entirety. It is noted that other local buses could be alternatively employed, such as the VESA (Video Electronics Standards Association) VL bus.

CPU 102 is illustrative of, for example, an x86 microprocessor such as an 80486 microprocessor or a Pentium-compatible microprocessor. It is understood, however, that a system according to the present invention may employ other types of microprocessors. It is further understood that the present invention may be employed within a multiprocessing environment.

Various types of devices may be connected to the PCI

bus 120. For the embodiment illustrated in Figure 1, a video adapter 170 for controlling video functions is coupled to PCI bus 120. Other real time DSP devices are also preferably coupled to the PCI bus, including an audio adapter 172, a telephony adapter 174, and a video capture board 176, among others. A SCSI (small computer systems interface) disk controller 122 and a network interface card 140 are additionally shown coupled to the PCI bus 120. SCSI controller 122 is configured to provide an interface to SCSI devices such as a CD-ROM device, a tape drive device, and/or a composite disk array. The network interface card 140 interfaces to a local area network (LAN) 142.

20

25

30

35

15

5

10

An expansion bus bridge 150 is also preferably coupled to the PCI bus 120. The expansion bus bridge 150 interfaces to an expansion bus 152. The expansion bus 152 may be any of a variety of types, including the industry standard architecture (ISA) bus, also referred to as the AT bus, the extended industry standard architecture (EISA) bus, or the microchannel architecture (MCA) bus. Various devices may be coupled to the expansion bus 152, including expansion bus memory 154 and a modem 156.

A bus arbiter 180 configured to control ownership of PCI bus 120 is illustrated as a portion of bus bridge 106. The arbitration scheme employed by PCI bus 120 employs a unique request signal REQ# and grant signal GNT# for each PCI master. When a particular master desires ownership of PCI bus 120, it asserts its associated request signal REQ#. For example, request signal REQ2 is asserted by video adapter 170 when it requires ownership of PCI bus 120, and request signal REQ5 is asserted by telephony adapter 174 when it requires ownership of PCI bus 120, and so on. Corresponding grant signals GNT[7:0] are routed back to the masters from bus arbiter 180 to indicate the current owner of PCI bus 120. Each request signal/grant signal pair is referred to as a bus request channel. It is noted that request signal REQ4 may be asserted by expansion bus bridge 150 if access of PCI bus 120 is required by an agent of expansion bus 152, such as modem 156.

In accordance with the invention, bus arbiter 180 is configured to dynamically vary a level of arbitration priority provided to a peripheral device based upon a lapse of time from when the peripheral

device last owned PCI bus 120. As a lapse of time increases from when the peripheral device owned the bus, the level of arbitration priority for that peripheral increases. The bus arbiter 180 is further configured such that certain peripheral devices may be assigned a fixed level of priority. Further details regarding bus arbiter 180 will be provided below in conjunction with the accompanying descriptions of Figures 2, 3A and 3B.

5

Figure 2 is a diagram that depicts internal portions of bus arbiter 180. As shown, bus arbiter 180 includes an arbitration state machine 202 coupled to a request detection unit 204, a grant generator 208 and an aging factor counters unit 210. A set of programmable registers 212 are further coupled between aging factor counters unit 210 and a decoder 214.

10

Aging factor counters unit 210 generates signals indicative of a lapse of time from which certain masters of PCI bus 120 last owned the bus. Figures 3A and 3B illustrate one embodiment wherein a plurality of counters 210-0 through 210-7 are incorporated within aging factor counters unit 210. Each counter unit 210-0 through 210-7 corresponds to a different master of PCI bus 120, and is associated with a separate bus request channel (i.e., counter unit 210-0 corresponds to request signal REQ0, etc.). Additional counter units may further be incorporated within aging factor counters unit 210 for additional peripheral devices, as desired. Similarly, certain peripheral devices may not be associated with a counter unit, and thus fewer counter units may be employed.

20

15

Programmable registers 212 are provided to set and store the initial count value of each of the counters of aging factor counters unit 210. The decoder 214 is provided to allow software programming of programmable registers 212. A separate storage region (shown in phantom in Figure 2) is provided to set the initial count value of each counter unit. Programmable registers 212 may be mapped within the memory space, the I/O space, or the configuration space of the computer system.

25

30

35

Arbitration control unit 202 is provided to process incoming bus request signals detected by request detection unit 204, to prioritize contending requests, and to cause grant generator 208 to assert a grant signal to the winning master. Arbitration control unit 202 is configured such that the level of priority given to each master is dependent upon a corresponding count value of the counter unit associated with the master. The closer a particular counter unit is to a value of 0, the higher the priority level given by arbitration control unit 202. Different initial count values may be set for different counter units. For example, Figure 3A illustrates a situation wherein the initial value of counter 210-0 is binary "1000", the initial value of counter 210-1 is binary "1100", the initial value of counter 210-2 is binary "1111" and the initial value of counter 210-7 is binary "0110". As stated previously, the initial values of each counter is set by corresponding registers within programmable registers 212. Thus, for the moment in time when the values of counters 210 are as illustrated in Figure 3 (and disregarding any other counters), arbitration control unit 202 assigns a highest level of priority to the request signal REQ7, since counter 210-7 conveys the lowest binary value. The second highest level of arbitration priority given to request signal REQ0, which corresponds to counter 210-0. Similarly, the next level of arbitration of priority is given to request signal REQ1, which is associated

with counter 210-1, and request signal REQ2 is given the lowest priority.

5

10

15

20

25

30

35

Each of the counters 210-0 through 210-7 is configured to count down from its initial value following a time when the corresponding master last owned the bus. If a request by a particular master is granted, the counter corresponding to that master is reset to its initial value, and again begins counting down when bus mastership terminates.

Each of the counters of aging factor counters unit 210 may be inhibited from counting by setting an associated hold bit within the corresponding storage region of programmable registers 212. When the hold bit for a particular counter unit is set, it retains its initial value programmed within programmable registers unit 212. Thus, a fixed level of arbitration priority may be set for selected peripheral devices, as desired. For example, it may be desirable to inhibit the counter unit of certain non-real time peripheral devices to set a fixed level of arbitration priority to the peripheral.

Figure 3B illustrates an exemplary situation during the operation of the system wherein counter 210-0 has counted down to binary "0111", counter 210-1 has counted down to binary value "0110", and counter 210-2 has counted down to binary value "1000". For this example, the "hold" bit associated with counter 210-7 was set, and thus the initial binary value of "0110" is maintained. For the moment in time as depicted in 3B, request signal REQ1 is given the highest level of arbitration priority since its count value is lowest. The next level of arbitration priority is provided to request signal REQ7, and so on. Thus, it is noted that for this moment in time, if the master associated with request signal REQ1 requires the bus, it will be provided first priority over any other contending masters. When the master is granted the bus, counter 210-1 is reset to its initial value of binary "1100", and resumes its count down after ownership of the bus is terminated.

In accordance with the system described above, the counter units associated with real time bus masters which require frequent access to the bus may be programmed with an initial program value which is relatively low. The counter units associated with real time bus masters which require less frequency accesses to the bus may be programmed with initial count values which are higher. The initial count values of the counter units can thus be correlated to the frequency at which real time bus masters require bus access. The counter units associated with non-real time bus masters may be inhibited from counting to provide a fixed level of arbitration priority. As a result, overall improved system performance may be attained.

Numerous variations and modifications will become apparent to those skilled in the art once the above disclosure is fully appreciated. It is intended that the following claims be interpreted to embrace all such variations and modifications.

WHAT IS CLAIMED IS:

15

20

25

30

1. A bus arbiter for controlling and prioritizing ownership of a bus comprising:

- a request detection unit for detecting a plurality of bus request signals corresponding to designated bus masters;
 - a grant generator for generating a plurality of bus grant signals;
- an arbitration control unit coupled said request detection unit and to said grant generator, wherein said arbitration control unit is configured to process contending bus requests received by said request detection unit; and
 - a first counter unit coupled to said arbitration control unit wherein said first counter unit is configured to generate a first aging signal indicative of a first lapse of time following a grant of mastership of said bus to a designated peripheral device;
 - wherein said arbitration control unit is further configured to increase a level of arbitration priority given to said designated peripheral device in response to said aging signal indicating an increase in said first lapse of time.
 - 2. The bus arbiter as recited in claim 1 further comprising a second counter unit coupled to said arbitration control unit wherein said second counter unit is configured to generate a second aging signal indicative of a second lapse of time following a grant of mastership of said bus to a second peripheral device.
 - 3. The bus arbiter as recited in claim 2 wherein said arbitration control unit is configured to increase a level of arbitration priority given to said second peripheral device in response to said second aging signal indicating an increase in said second lapse of time.
 - 4. The bus arbiter as recited in claim 3 further comprising a programmable storage unit configured to store a first initial count value for said first counter unit and a second initial count value for said second counter unit.
- 35 5. The bus arbiter as recited in claim 4 wherein said programmable storage unit includes a plurality of registers.
 - 6. The bus arbiter as recited in claim 4 wherein said programmable storage unit is further configured to store a bit to inhibit said first counter unit from counting.

7. The bus arbiter as recited in claim 5 wherein each of said plurality of said registers is configured to store a parameter that controls whether an associated counter unit is inhibited from counting.

- 5 8. The bus arbiter as recited in claim 4 further comprising a decoder coupled to said programmable storage unit, wherein said decoder is configured to decode an address signal to thereby allow a setting of said first initial count value stored within said programmable storage unit.
 - 9. A computer system comprising:

10

- a microprocessor;
- a bus bridge coupled to said microprocessor through a CPU local bus:
- an expansion bus coupled to said bus bridge, wherein said bus bridge is configured to accommodate data transfers between said CPU local bus and said expansion bus;
 - a real time master coupled to said expansion bus, wherein said real time master is configured to perform real time processing functions;

20

- a non-real time master coupled to said expansion bus, wherein said non-real time master is configured to perform non-real time processing functions; and
- a bus arbiter for controlling and prioritizing ownership of said expansion bus including:

25

- a request detection unit for detecting a first request signal of said real time master and a second request signal of said non-real time master;
- a grant generator for generating a plurality of bus grant signals;

30

- an arbitration control unit coupled said request detection unit and to said grant generator, wherein said arbitration control unit is configured to process contending bus requests received by said request detection unit; and
- 35 a first counter unit coupled to said arbitration control unit wherein said first counter unit is configured to generate a first aging signal indicative of a first lapse of time following a grant of mastership of said expansion bus to real time master;

wherein said arbitration control unit is further configured to increase a level of arbitration priority given to said real time master in response to said aging signal indicating an increase in said first lapse of time.

- 5 10. The computer system as recited in claim 9, wherein said real time master is configured to assert a first request signal to request ownership of said expansion bus and wherein said non-real time master is configured to assert a second request signal to request ownership of said expansion bus.
 - 11. The computer system as recited in claim 9 wherein said expansion bus is a PCI bus.

10


15


20


25

12. The computer system as recited in claim 9 wherein said real time master is an audio adapter.

- 13. The computer system as recited in claim 9 further comprising a second counter unit coupled to said arbitration control unit wherein said second counter unit is configured to generate a second aging signal indicative of a second lapse of time following a grant of mastership of said expansion bus to said non-real time master.
- 14. The computer system as recited in claim 13 wherein said arbitration control unit is configured to increase a level of arbitration priority given to said non-real time master in response to said second aging signal indicating an increase in said second lapse of time.
- 15. The computer system as recited in claim 14 further comprising a programmable storage unit configured to store a first initial count value for said first counter unit and a second initial count value for said second counter unit.
- 16. The computer system as recited in claim 15 wherein said programmable storage unit includes a plurality of registers.
- 17. The computer system as recited in claim 15 wherein said programmable storage unit is further configured to store a bit to inhibit said first counter unit from counting.
 - 18. The computer system as recited in claim 16 wherein each of said plurality of said registers is configured to store a parameter that controls whether an associated counter unit is inhibited from counting.
- 35 19. The computer system as recited in claim 15 further comprising a decoder coupled to said programmable storage unit, wherein said decoder is configured to decode an address signal to thereby allow a setting of said first initial count value stored within said programmable storage unit.







INTERNATIONAL SEARCH REPORT

Inte: nal Application No PCT/US 96/11981

A. CLASSIFICATION OF SURJECT MATTER IPC 6 G06F13/364 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC 6 G06F Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages Category * Relevant to claim No. EP,A,O 121 030 (IBM FRANCE) 10 October 1-5,8 X 1984 Y see page 2, line 20 - page 4, line 5 9,10, 13-16,19 see page 5, line 1 - page 8, line 5 see figures 1,4 Y IBM TECHNICAL DISCLOSURE BULLETIN, 9,10, vol. 35, no. 5, October 1992, NEW YORK, 13-16,19 US, pages 8-10, XP002025373 "Extended Micro Channel for realtime multimedia applications" see the whole document -/--Further documents are listed in the continuation of box C. Patent family members are listed in annex. Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the "A" document defining the general state of the art which is not considered to be of particular relevance 'E' earlier document but published on or after the international "X" document of particular relevance; the claimed invention filing date cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled 'O' document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 25.02.97 14 February 1997 Name and mailing address of the ISA Authorized officer European Patent Office, P.B. 5818 Patentiaan 2 NL · 2280 HV Ripswijk Tel. (+31-70) 340-2040, Tz. 31 651 epo nl, Fax (+31-70) 340-3016 McDonagh, F

Form PCT/ISA/210 (second sheet) (July 1992)

1

INTERNATIONAL SEARCH REPORT

Inter nal Application No PCT/US 96/11981

CICarra	DOCUMENTS CONSIDER TO TO DE STATEMENT	PCT/US 96/11981			
Category	(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT alegory Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No.				
	of the relevant passages	Relevant to claim No.			
X	WO,A,95 28786 (DSC COMMUNICATIONS CORPORATION) 26 October 1995 see page 6, line 1 - page 7, line 36 see page 9, line 1 - line 34 see page 19, line 18 - page 22, line 5 see claims 1-9; figures 1,5A	1-3			
(, P	EP,A,O 718 774 (ADVANCED MICRO DEVICES INCORPORATED) 26 June 1996 see abstract see column 2, line 22 - column 3, line 21 see claims 1-6; figure 2	1-4			
Α	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 31, no. 12, May 1989, NEW YORK, US, pages 271-272, XP002025374 "Priority scheduling algorithm" see the whole document	1,9			

1

Form PCT/ISA/218 (continuation of second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

, information on patent family members

199

Inter nal Application No
PCT/US 96/11981

Patent document cited in search report	Publication date	Patent family member(s)		Publication date	
EP-A-121030		JP-C- JP-A- JP-B- US-A-	1463153 59180775 63010466 4672536	28-10-88 13-10-84 07-03-88 09-06-87	
W0-A-9528786	26-10-95	US-A- CA-A-	5463624 2187291	31-10-95 26-10-95	
EP-A-718774	26-06-96	JP-A-	8255126	01-10-96	